A Novel High-Performance Low-Cost Double-Upset Tolerant Latch Design
نویسندگان
چکیده
منابع مشابه
A Double Node Upset Tolerant Memory Cell
As we enter the deep submicron era, the steadily shrinking feature sizes make charge sharing much easier among physically adjacent nodes in integrated circuits, which ultimately results in DNU (Double Nodes Upset). In this paper, we propose a 16-transistor memory cell. Hspice simulation shows this cell maintains its original logic status under SNU (Single Node Upset) and DNU, while DICE (Dual I...
متن کاملLow Power Noise Tolerant Latch Design for Adder Application
R.ADITHYA ABSTRACT In this paper an ultra low power and probabilistic based noise tolerant latch is proposed based on Markov Random Field (MRF) theory. The absorption laws and H tree logic combination techniques are used to reduce the circuit complexity of MRF noise tolerant latch. The cross coupled latching mechanism is used at the output of the MRF latch inorder to preserve the noise tolerant...
متن کاملDesign of Fault-Tolerant Large-Scale VOD Servers: With Emphasis on High-Performance and Low-Cost
ÐRecent technological advances in digital signal processing, data compression techniques, and high-speed communication networks have made Video-on-Demand (VOD) servers feasible. A challenging task in such systems is servicing multiple clients simultaneously while satisfying real-time requirements of continuous delivery of objects at specified rates. To accomplish these tasks and realize economi...
متن کاملLow Voltage Bicmos Tspc Latch for High Performance Digital Systems
New true single-phase clock (TSPC) BiCMOS circuits are described. The TSPC latches are intended for use in highperformance deeply pipelined digital electronic systems. The circuits described are based on quasi-complementary BiCMOS circuit using single-phase clock. They are verified to have fullswing operation with supply voltages as low as 1.5V. The speed and power performance of the new latch ...
متن کاملDesign Of High Performance CMOS Dynamic Latch Comparator
High performance analog to digital converters (ADC), memory sense amplifiers, and Radio Frequency identification applications, data receivers with less area and power efficient designs has attracted a broad range of dynamic comparators. This paper presents an ameliorate design for a dynamic latch based comparator in attaining high performance. The comparators accuracyis mainly defined by two fa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2018
ISSN: 2079-9292
DOI: 10.3390/electronics7100247